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ABSTRACT
True random number generators are essential components
in cryptographic hardware. In this work, a novel entropy
extraction method is used to improve throughput of jitter-
based true random number generators on FPGA. By utiliz-
ing ultra-fast carry-logic primitives available on most com-
mercial FPGAs, we have improved the efficiency of the en-
tropy extraction, thereby increasing the throughput, while
maintaining a compact implementation. Design steps and
techniques are illustrated on an example of a ring-oscillator
based true random number generator on Spartan-6 FPGA.
In this design, the required accumulation time is reduced
by 3 orders of magnitude compared to the most efficient
oscillator-based TRNG on the same FPGA. The presented
implementation occupies only 67 slices, achieves a through-
put of 14.3 Mbps and it is provided with a formal evaluation
of security.
Categories and Subject Descriptors
SEC1.3 [Hardware Security]: Device, circuit and archi-
tecture techniques for security
General Terms
Security,Design
Keywords
Random Number Generation, Randomness Extraction
1. INTRODUCTION
Random number generators (RNG) are crucial compo-
nents in every security system. They are used for gener-
ating session keys, challenges and padding values. A true
random number generator (TRNG) is a type of RNG that
generates unpredictable bits, as opposed to deterministic or
pseudo-random number generator (DRNG or PRNG) which
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only provides statistically strong but completely predictable
bit sequences. Since RNGs are used in sensitive applica-
tions such as key generation and challenge-response based
authentication, ensuring the unpredictability of the gener-
ated bits is of paramount importance. Due to the sensitiv-
ity of crypto applications and the important role of random
numbers in security protocols, TRNGs are subject of strict
evaluation. While it is relatively easy to invent circuits that
generate seemingly random bits, a formal evaluation of se-
curity is required today. This evaluation requires not only a
rigorous statistical testing of the output, but also a mathe-
matical model of the randomness source and an assessment
of entropy. FPGA implementations are especially challeng-
ing because of the limited variety of components and routing
resources.
Early TRNG implementations on FPGAs were not pro-
vided with entropy models. The proposed generators were
verified using batteries of statistical tests such as NIST [7]
and DIEHARD [3] but they lack formal evaluation of secu-
rity. Only a handful of TRNG designs on FPGAs is provided
with mathematical models and entropy estimations.
A design with multiple ring oscillators was proposed in [9]
and a high-throughput implementation on Virtex2 FPGA
was presented in [8]. However, the underlying assumptions
behind the proof of security have been challenged [2]. In
addition, the design consumes too much FPGA resources
because it requires 110 ring oscillators. A compact TRNG
with a security proof, implemented on Xilinx Spartan-3E
FPGA was presented in [11], but this design achieves a
throughput of only 250kb/s. Design based on self-timed
ring-oscillators was presented in [1]. This design achieves
100Mb/s throughput and it is accompanied by an entropy
model but it consumes too much resources on FPGA since
it requires a self-timed ring oscillator with 511 stages.
Our novel approach relies on the efficient entropy extrac-
tion from the accumulated timing jitter. Rather than boost-
ing throughput by increasing the number of transition events
at the cost of high energy and/or area, we focus on improving
the entropy extraction from a single transition event. Our
main idea is based on the fact that the TRNG throughput
increases proportionally to the square of the timing resolu-
tion of the sampled signal. For this reason, even a modest
improvement in the timing resolution leads to high reduc-
tion in accumulation time and the proportional throughput
gain.
On Xilinx FPGAs, two types of slices contain a carry-
chain primitive which can be used to generate branches,
Figure 1: TRNG Design and Evaluation procedure.
adders or multipliers. This primitive consists of four de-
lay stages connected to flip-flops and can be configured as a
tapped delay line. Carry chains from the neighboring slices
on the same column can be connected through dedicated
routing paths to form a larger delay line. This configuration
can be used for sampling signals with a high timing accu-
racy and it has been used for implementing high-resolution
time-to-digital converters [6]. By utilizing carry chains for
entropy extraction, our TRNG implementation achieved a
compact footprint with high-throughput. A security evalu-
ation of this TRNG is provided.
2. TRNG EVALUATION METHOD
The early approach for TRNG evaluation consisted of col-
lecting the random data and running a set of statistical tests
such as NIST and DIEHARD batteries of test. A major flaw
of this black box approach is the fact that all pseudo-random
number generators can easily pass the statistical tests even
though they produce completely deterministic output. This
approach is problematic even when used by the TRNG de-
signer for verifying his own design. For example, a designer
may believe that the randomness is caused by the thermal
jitter when in fact it is coming from the unstable power
supply. In that case, if the TRNG is used with a voltage
stabilizer it may produce very weak keys.
While statistical tests can be used for the initial analysis
or a sanity check, they are not a replacement for a formal
security evaluation. Formal security evaluation of a TRNG
requires a mathematical model of the TRNG, and an entropy
assessment. AIS-31 [5] provides a framework for design and
evaluation of TRNGs. One of the requirements for AIS-31
certification is the stochastic model of the entropy source
and the estimation of the lower boundary of the generated
entropy.
Stochastic model is used to describe a probabilistic system
that evolves over time. It is more simple than the physical
model (such as transistor model) because it only takes into
account the processes that affect the randomness. This type
of model is used to describe the process of generating entropy
in the circuit, for example jitter accumulation or a process
of resolving from a metastable state.
Figure 1 shows the block diagram for a TRNG evalua-
tion. A stochastic model has to be based on clearly stated
and experimentally verifiable assumptions. The goal of the
model is to provide the entropy estimation for different val-
ues of platform parameters (such as LUT delays or the noise
parameters) and design parameters (such as the number of
ring-oscillators or the sampling frequency). The obtained
stochastic model computes the minimal entropy based on the
input parameters (platform and design parameters). The
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Figure 3: Fast delay line with taps.
next phase in the design flow is obtaining the platform pa-
rameters by experiment. Afterwards, optimal design param-
eters need to be determined. This can be done by comput-
ing the entropy for different values of the design parameters,
using the stochastic model and the measured values of the
platform parameters. Design parameters can then be tuned
until the specified entropy bound is reached. Statistical anal-
ysis is done at the last stage of the evaluation.
3. PROPOSED ARCHITECTURE
Our architecture is based on the concept of sampling the
unstable signal with high precision, thereby extracting more
entropy compared to the standard approach. This method
is very effective because gain in terms of throughput scales
with the square of the improvement in precision. In this
architecture, the entropy source and the entropy extractor
are implemented as separate blocks. All randomness in the
system is generated by the timing uncertainty of the signal
edge. Oscillator signals are first propagated through the
tapped delay lines, a sample is taken and the position of the
signal edge is determined from the captured data snippet.
Digitized data are propagated to the entropy extractor which
then generates one random bit at the output.
Entropy source and the digitization block are shown in
Figure 2. Entropy source is implemented as a free-running
n-stage oscillator using a single NAND gate and several
buffers. Digitization block consists of fast, tapped delay lines
which are connected to the output of each delay element.
These delay lines are performing time-to-digital conversion
of the noisy signals.
Figure 3 shows the internal structure of a single tapped
delay line. The line consists of m fast buffers and a set of
flip-flops connected to their outputs. Timing resolution of
the conversion is equal to the delay of a single stage of the
tapped delay line. After the rising clock edge, output data
of each buffer is captured in flip-flops. This data reflects the
internal state of the oscillator. In order to capture the full
state of the oscillator, the parameter m, which is the size of
Figure 4: Data snippets, illustrating the represen-
tative examples: (a) regular sampling. (b) Double
edge. (c)“Bubbles” in the code.
Figure 5: Entropy Extractor.
the tapped delay line, has to be chosen such that the delay
of the tapped line is larger than the delay of the slowest
element in the entropy source. Otherwise, signal edge can
pass undetected by any line. This is also done to provide
robustness because the delay of the oscillator elements as
well as the time-step of the conversion can vary due to the
temperature or voltage variations and signal edge has to be
detected under the worst-case conditions. Due to the timing
violations during sampling, some flip-flops may be driven to
the metastable state which can produce “bubbles” in the
code.
The expected output of the delay lines is a run of consec-
utive ’1’s followed by a run of ’0’s or a run of ’0’s fallowed
by a run of ’1’s. In most cases, signal edge will be captured
in only one delay line, as illustrated in Figure 4 (a). En-
tropy extractor is used to decode the position of this edge
and it has to be able to handle two effects: multiple edges
and bubbles in the code. Multiple edges can occur due to
the fact that the delay of a single tapped line is larger than
the delay of an oscillator element. If the signal edge appears
close to the end of the delay line, the signal can propagate
through the next oscillator element which causes a second
edge to appear at the beginning of the next line. The en-
tropy extractor always decodes the first edge and ignores the
second one. This is shown in 4 (b). “Bubbles” in the code
(Figure 4 (c)) are filtered out using priority decoder.
Architecture of the entropy extractor is shown in Figure 5.
Bits from the tapped delay lines (denoted by Ci,j where i
is the number of line and j is the number of bit in a line)
are processed in two stages. First all lines are bit-wise xored
Figure 6: Modeling of the entropy extraction.
producing an m-bit vector. This vector is fed into the edge
detector which outputs the LSB of the priority encoder so
that the odd positions are encoded as ’0’ and even positions
as ’1’.
Design parameters of the proposed architecture are: n
the number of stages of the ring oscillator, m-the number of
stages in the fast delay line and tA-jitter accumulation time
.
4. STOCHASTIC MODEL
In this section we provide the formal security evaluation of
the proposed design. We start with the assumptions about
the FPGA platform and develop a simple stochastic model
for binary probability calculation. The main objective is
to provide a lower bound of entropy per bit, as well as to
determine the optimal design parameters such as the number
of stages and the jitter accumulation time.
4.1 Assumptions
We start the initial security analysis by making the fol-
lowing assumptions:
• Delay of each LUT consists of a deterministic compo-
nent d0,LUT and a random component ∆d. The random
component is influenced by the local thermal noise. This
random component can be modeled by a normal distribu-
tion N (0, σ2LUT ) where σLUT is the standard deviation.
• Noise sources, other than the white noise, may con-
tribute to the variable component. These include flicker
noise, global noises caused by the power supply variations
and manipulative influence of the attacker (for example by
EM radiation). These noises are not quantified in our model,
therefore we will always assume the worst case values.
• White noise components of jitter realizations are mutu-
ally independent.
•Noisy signal propagated through the fast delay lines is
sampled using equidistant bins tstep.
The first three assumptions are well known and experi-
mentally verified [10, 4]. The last one needs to be experimen-
tally investigated for a specific implementation platform.
4.2 Binary Probability Calculation
The TRNG operates in the following way. The oscillator
is running for a time tA, after which the sampling signal
is activated. During this time, signals from the output of
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Figure 7: Shannon entropy depending on τ for dif-
ferent values of the accumulated jitter.
each delay element are propagated through the fast delay
lines. Since the oscillator is free-running, the jitter accumu-
lates over time. As long as the delay lines are long enough
(m · tstep > d0,LUT ) it is guaranteed that at least one noisy
signal edge is captured in the delay lines. Figure 6 shows
the model of the entropy extraction. Relative thermal jitter
between the sampling edge and the noisy signal is described
using Gaussian distribution. Since the jitter realizations are
independent, standard deviation of the accumulated ther-
mal jitter after time tA is proportional to the square root of
the number of transition events:
σacc(tA) = σLUT
√
tA
d0,LUT
(1)
The noisy signal is sampled with precision tstep and neigh-
boring states of the TDC are encoded using different bits.
Probabilities of one and zero are equal to the area under the
curve.
These probabilities depend on the offset time to between
the sampling edge and the most likely position of the noisy
signal edge as shown in the Figure 6. We define τ as the
interval between the noisy signal edge and the middle of the
closest sampling bin as shown in figure:
τ = (to mod tstep) +
tstep
2
(2)
Without the loss of generality, we can assume that this
bin is decoded as 1. Then the binary probability is given
by:
P1 ≈
+∞∑
i=−∞
(Φ(
τ − (2 · i− 1
2
)tstep
σacc(tA)
)−
Φ(
τ − (2 · i+ 1
2
)tstep
σacc(tA)
)) (3)
where Φ is the cumulative probability function of the Gaus-
sian distribution:
Φ(x) =
1√
2pi
∫ x
−∞
e−
t2
2 dt (4)
4.3 Lower Bound of Entropy
The binary probabilities depend on the offset time τ . The
exact value of τ depends on the accumulation time, the num-
ber of sample in the sequence, but also on the low frequency
noise and deterministic noise. Since these factors are not
predictable nor controllable, the worst case value should be
used to estimate the lower bound for entropy. Shannon en-
tropy is then given by:
H = −P1 · log2(P1)− (1− P1) · log2(1− P1) (5)
Figure 7 shows the Shannon entropy depending on τ . Lower
bound is reached for τ = 0.
4.4 Use of the Model
The presented stochastic model can be used to estimate
the lower bound of entropy from the platform parameters
and the design parameters. This model consists of a set of
equations which can be implemented as a Matlab function
that produces a lower bound on entropy given the platform
and design parameters. Platform parameters are the phys-
ical parameters of the implementation platform and they
should be determined by measurements. Relevant platform
parameters for this design are: d0,LUT - average delay of a
single LUT, tstep-bin with of the fast delay lines, and σLUT -
thermal noise generated by a single transition event.
Once the platform parameters are known, the model is
used to determine the lower bound of entropy for different
design parameter values. The design parameters are: n-
number of stages in a ring oscillator, m-number of stages
in the fast delay line, fCLK-system clock frequency, tA -
jitter accumulation time (it can also be expressed as NA -
the number of system clock periods), and an optional down-
sampling factor k. Down-sampling can be used to improve
the linearity of the time-to-digital conversion in the fast de-
lay lines by combining k neighboring bins into a single bin.
The stochastic model is used to determine the entropy for
different values of the design parameters, which enables ex-
ploring different design trade-offs.
Therefore, the design procedure of a TRNG consists of
the following four steps:
Step1: Measuring relevant platform parameters.
Step2: Determining optimal design parameters based on
the stochastic model and the obtained platform parameters.
Step3: FPGA Implementation.
Step4: Statistical evaluation of the generated bits.
4.5 Post-processing
Generated bits can be improved using post-processing.
Post-processing is a compression technique which increases
the entropy-per-bit at the price of reduced throughput. Xor
post-processing is a simple method with compact hardware
implementation. It consists of xoring np consecutive gen-
erated bits, thereby decreasing throughput by a factor of
np. Presented stochastic model can be used to estimate the
maximal bias of the generated numbers, defined as:
b = max(P1, P0)− 0.5 (6)
The bias of the post-processed sequence with compression
rate np is then:
bpp = 2
np−1 · bnp (7)
The new entropy value can then be computed.
5. IMPLEMENTATION
A Xilinx Spartan-6 FPGA was used for implementation.
Implementation method of the entropy source and digitizer
Figure 8: Entropy source implementation on Xilinx
Spartan-6 FPGA.
is shown in Figure 8. Stages of the ring-oscillator are imple-
mented using LUTs, and fast delay lines are implemented
using carry-chain primitives. On Spartan-6, one half of the
slices contains these carry primitives. These slices are lo-
cated in even numbered columns. Long carry chains are
formed by connecting carry primitives from the neighboring
slices in the same column. Delay stages of the oscillator are
placed in slices directly below the fast delay lines. These
are the only placement constraints that we used in our im-
plementation. The rest of the design was synthesized and
implemented automatically.
5.1 Platform parameters
Platform parameters of interest are the LUT delays d0,LUT ,
standard deviation of the thermal jitter σG,LUT and the time
step of the TDC conversion tstep, i.e. the delay of a single
element in a carry-chain.
LUT delays are determined by implementing a ring oscil-
lator, and counting the number of transitions within a fixed
time period. It was found that d0,LUT = 480ps.
Tapped-line delay step was determined by capturing an
oscillator output in a long carry chain, and counting the
number of stages of a clock period. The result is approxi-
mately tstep = 17ps.
Thermal jitter measurement has to be implemented very
carefully because this parameter is of critical importance.
Historically, there have been many papers that overesti-
mated this parameter, and there are several challenges to
overcome in order to get the accurate result. The most
reliable way to make the measurements is on-chip because
thermal noise can be filtered out on the pin, package and
the scope. According to circuit models presented in [4],
measurement time needs to be very short (order of 1µs or
shorter), otherwise low frequency noise becomes dominant.
The measurements have to be carried out differentially in
order to account for the global noise sources, such as in-
stability in the power supply. We present a simple method
to determine jitter on FPGAs using carry-chain logic. Two
identical ring-oscillators are implemented and placed close
to each other. The oscillators are enabled for 20ns, and
the output is captured using fast, tapped delay lines based
on carry4 primitives. The captured data is then sent to
the PC for the analysis. Accumulated jitter is determined
by observing the difference between the signal edges of the
two oscillators. Standard deviation of the jitter is estimated
from 1000 measurement results. Obtained results show that
σG,LUT ≈ 2ps.
5.2 Design decisions
The number of ring-oscillator stages n, doesn’t figure in
the entropy model. In order to achieve the most compact
implementation, the value of this parameter should be cho-
sen to be as small as possible. We chose the value n = 3
because this was the shortest ring-oscillator for which we
could reliably measure the frequency and the jitter parame-
ters.
The number of stages in the fast-delay lines m has to be
chosen such that the signal edge is always detected, which
happens for m > d0,LUT /tstep. For our platform parameters
this condition becomes m > 29. Since each carry4 primitive
has 4 elements,m has to be a multiple of 4. Initially, we tried
using 8 carry primitives (m = 32) but the measurements
showed that the signal edge is not captured in 0.8% of the
cases. This is probably due to the fact that d0 is the average
delay value and some LUTs may be slower. In order to
provide more robustness, we have decided to use 9 carry4
stages (m = 36) and the measurements showed that the
edge is always captured. There is no benefit from further
increasing m.
One of the challenges to overcome, is the non-linearity of
the carry-chain, i.e. different bins have different widths. A
study conducted in [6] showed that the main reason for this
non-linearity is the unbalanced clock tree. The same paper
also suggests to improve the linearity by using carry chains
that span across only one clock region. On Spartan-6, clock
regions spans across 16 rows. Since our design uses only 9
carry4 stages it is possible to set placement constraints to
ensure that all 9 stages are in the same clock region. Another
reason for the non-linearity of the time-to-digital conversion
is the internal structure of the carry4 primitive as well as the
influence of the process variations. This can be improved by
using down-sampling by a factor of k = 4 which results in
wider bins and higher requirements for the tA. In order to
explore the design space, we implemented several versions
of the TRNG, using both k = 1 and k = 4.
Accumulation time tA has to be a multiple of 10ns, be-
cause the platform clock frequency is 100MHz. We explore
the design space for different values of tA for both versions
of the TRNG.
5.3 Comparison with elementary TRNG
Using the stochastic model and the obtained platform pa-
rameters we compare our entropy extraction method with
the one used by an elementary TRNG on the same plat-
form. Elementary TRNG consists of a free-running oscilla-
tor sampled by a system clock. Jitter accumulation process
is exactly the same as described in our model, but the en-
tropy extraction is different since the noisy signal is sam-
pled with timing-precision equal to the half-period of the
ring oscillator. In the best case scenario, ring oscillator is
implemented using only one LUT, which would result in
tstep,RO = d0,LUT .
Since the throughput scales proportionally to the square
of the sampling precision, the throughput improvement that
we obtain for k = 1 is:
d20,LUT
t2step
= 797 (8)
which is almost 3 orders of magnitude.
For k = 4 the improvement factor is 49.8.
Table 1: Evaluation of different design versions.
HRAW -Shannon entropy of the raw bits, nNIST -
required compression rate needed to pass all NIST
tests,HNEW -entropy after post-processing.
k tA[ns] HRAW nNIST HNEW Throughput
[Mb/s]
1
10 0.99 7 0.999 14.3
20 0.999 7 0.999 7.14
4
10 0.03 > 16 NA NA
50 0.7 13 0.999 1.53
100 0.94 10 0.999 1
200 0.99 6 0.999 0.83
Table 2: Comparison with related work.
Work Platform Resources Throughput
[Mb/s]
[8] Virtex 2 pro 565 slices 2.5
[1]
Cyclone 3 >511 LUTs 133
Virtex 5 >511 LUTs 100
[11] Spartan 3E Not reported 0.25
This work
(k=1)
Spartan 6 67 14.3
This work
(k=4)
Spartan 6 40 1.53
6. RESULTS
We have implemented two versions of the TRNG on Xilinx
Spartan-6 FPGA. Parameter values are n = 3 and m = 36
for both versions. One version uses downsampling (k = 4)
and the other one doesn’t (k = 1). TRNG for k = 1 occu-
pies 67 slices including the entropy source and the entropy
extractor. TRNG version with k = 4 is more compact as it
occupies only 40 slices.
Table 1 shows the statistical evaluation and throughput
results for different design parameters. Generated data were
compressed using xor post-processing, nNIST is the minimal
compression rate needed to pass all statistical tests. Entropy
per bit before and after compression (HRAW and HNEW )
was calculated from the model. Throughput after compres-
sion is reported in the last column.
Comparison with related work is summarized in Table 2.
Our design achieves higher throughput than all TRNGs ex-
cept [1]. However, the TRNG in [1] uses 511 LUTs just
for the entropy source, which is at best 128 slices on Xilinx
platforms (the exact utilization results are not reported in
the paper). Our entropy source is a ring oscillator which
consumes only 3 slices, and the complete design consumes
40 slices.
7. CONCLUSIONS AND FUTURE WORK
In this work, we present a novel entropy extraction tech-
nique for high-throughput, true random number generators
on FPGAs. This technique relies on the carry-logic prim-
itives for efficient sampling of the accumulated jitter. The
technique was illustrated on an example of a high-throughput
TRNG implemented on Xilinx Spartan-6 FPGA. All design
and evaluation steps were shown, including the platform pa-
rameter measurements, exploring the design space and run-
ning the statistical evaluation. Fastest TRNG implementa-
tion occupies 67 slices and achieves throughput of 14.3Mb/s.
The most compact implementation consumes 40 slices and
achieves throughput of 1.53Mb/s.
Future work will focus on applying the presented method-
ology on different implementation platforms as well as de-
veloping embedded tests for on-the-fly evaluation.
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